Many video applications in security areas such as close circuit television (CCTV) requii-e multiple video channels which must be multiplexed into a single video streani. 'The industiy can only afford to have a few frames or fields per camera. l h i s paper emphasises on a novel Iinrdwaie design using an algorithm for synchronising the analogue video inputs. Therefore the propused multiplexer spsteni is able to achieve a constant stream of 50 digital video fields per second using a CPLD (Complex Programmable Logic Device) for 625/50 video systcm.
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Background
'Tlic composite analogue inputs ai-e conve~ted to Bbit il'll-R (Inteinational 'Telecommunication Union -1~;idioconimunication) B'T.656 i'onnat data. This inteiuiitional standard defines the encoding parameters of disital television [I] . The important feature of this digital foiniai is its PAL (Phase Altemative Line) I NTSC (Notional Television Standard Committee) compatibility. Hence, the active video resolution is either 720 x 288 per 11dco field four PAL standard or 720 x 243 for NTSC standard. The YCbCr signal of ITU-R 601 is multiplexed producing the parallel digital, signal sampled at 27MHz i'requcnc!.. 'This digital foiiiiat is also widely used in n i o t \.ideo suixillaiice applications because it offers a high video definition and the synchronisation signals are cnihcdded into it. This m;ikes it easier to be interfaced \i-ith other peripherals.
'The fundaniental of the multiplexing algorithm is time Ji\.ision niiiltiplesing (TDM). TDM is a multiplexing technique \\herd each video field is assigned to a time i n t c i \ a l mid takes turns i n sequence. Video AID
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Description of the system
The hlock diagram of the real-time digital multiplexer is shown in Figure 2 . When a video field has been fully stored into the video buffer, the Vsync is re-activated for the next camera of the stream sequence.
Once the first three digital fields have been read out from the video buffers, then the path I FIFO memories ere ready to be read out. Hence; the rend sequence loop is continuously repeated. Figure 4 depicts the synchi-onisation tiiiiings between the path:;. A Vsync of any video input appears within a twofield period, which is represented by TIx in figure 5 with X the field numbcr iii the sequence. T2x stmds for the duration where a FIFO write sequence may he active. The FIFO read sequcncr. is achieved as follows l ' & ; TX, , , , TXn12, T&+3 and so on. According to the randomness of the occurrence of a Vsvnc capture of the desired single-pal-ity field, it can be stated that the time allocated to write a complete field takes three lield periods in the worst case. I t is also noticed that thei-e is one field period between the start of V s y c capture inteiwl between two consecutive paths. Consequently: it is proven that three video paths are required to achieve the whole iiiultiplexer algorithm. 
Results
A
Conclusion
A real-time digital video multiplexer has been iniplcmented with a CPLD. It has been shown that the iequiiements to achieve a digital video stream without tinit loss between two fields werc met. The specific features of this iiiultiplexei system aie that the cameras are not synchionised and singleparity fields aie pi-ocessed in order to impiove the quality of the display duiing playback. 'The application of CPLD significantly impioves the piecise video timing controls and also I-educes design c~~mplications and implementation time.
The oumhar of video inputs can be increased indefinitely I>\, ding aiialogiic ~iiatrices. This can he done wilhout nindifying the synchronisation algoiithni. I'uitheiinoie. it only requiics minor timing reconfigwations t u adapt the conipatibilitv of the same hnidnare design for a 5WG0 video system.
